Abstract-A charge-successive integrator (CSI) VLSI with a wide dynamic range has been developed for the front-end electronics of the Telescope Array project. The CSI has more than a 14-bit dynamic range and successively integrates the charge from a photomultiplier tube every 200 ns. We have newly designed an offset-compensated charge integrator to reduce the offset voltage and the 1 noise. We expect that the offset voltage and the maximum 1 noise can be reduced to less than 2 mV and 0.2 V/sqrt Hz, respectively, with this technique. The prototype CSI chip was fabricated using a 0.6-m commercially available CMOS technology. The test results of a prototype CSI chip, which has no offset compensation, are compared to the offset-compensated low-1 noise CSI to confirm the effectiveness of this technique.
The CSI Chip-A CMOS Charge-Successive Integrator With a Wide Dynamic Range for the Telescope Array Project
I. INTRODUCTION
A GIANT array of air fluorescence detectors using 100 000 photomultiplier tubes (PMTs) will be constructed to study the highest energy cosmic rays by the Telescope Array (TA) project [1], [5] . A CMOS integrated circuit has been developed for the front-end electronics of the digital signal processor (DSP)-based pipelined data-acquisition system in the TA detector [2] . A charge integration of the signal from the PMT is essential in a calorimetric measurement. We integrated four channels of high-precision charge integrators with a wide dynamic range into a CMOS chip. The chip was designed and fabricated using the ROHM double-poly triple-metal 0.6-m CMOS process.
The charge integrators must have 12-bit resolution with a 16-bit dynamic range and are also required to undergo continuous charge-to-voltage conversion every 200 ns to digitize by a pipelined ADC [2] . To satisfy these requirements, we have designed a charge-successive integrator (CSI) with a two-range input for coarse and fine range. The signal fed into the fine-range input is amplified 16 times by a low-noise bipolar op-amp outside the CSI chip. On the other hand, the coarse-range signal is directly input through an outside unity-gain amplifier. In the TA data-acquisition system, any low-frequency baseline fluctuation is monitored by a DSP and is digitally subtracted from the charge-integrated signal. It is, however, too great of a load to subtract the CSI offset and 1 fluctuation in each sample clock. Hence, we have decided to study a reduction technique of the offset voltage and the 1 noise generated from the CSI itself.
We present the CSI architecture for this project in the next section, following the offset-compensated and low 1 noise integrator circuit originally designed for this project. We also present the details of the integrator circuit and the clocking technique. Finally, we discuss the results from a SPICE simulation and a chip test.
II. CHARGE-SUCCESSIVE INTEGRATOR ARCHITECTURE
The CSI integrates an input charge within one clock period and continuously outputs an integrated voltage every clock period. Fig. 1 shows the schematic design of the charge-successive integrator, which consists of four active integrators and switches. Each integrator is operated circularly at the Sample, Read, Precharge, or Discharge state. A signal at the Read state is the output and will be digitized. In this scheme, we realize continuous charge-to-voltage conversion.
Since the integrators have a gain and an offset, the different offset voltage among op-amps causes a crucial dispersion of the output voltage. We have resolved this problem to design an offset-compensated charge integrator. Fortunately, this type of integrator also reduces the 1 noise of the circuit, which is the main noise source of CMOS circuits. Fig. 2 shows a schematic diagram for a single-channel CSI block. The charge signals of 1 and 16 input are fed into coarse and fine CSI blocks, respectively. A comparator alternates the ranges by comparing between the fine CSI output and the threshold voltage . If the fine CSI output is greater than the threshold voltage, e.g., the maximum output voltage at the fine range, then the CSI output is switched to the coarse CSI output. Even becoming overloaded in the case of a large input signal, which is processed by the coarse CSI, the fine CSI is automatically recovered after the Discharge state.
Since we expect the noise level outside the chip to be much smaller than the one inside, the input signal of the fine CSI is amplified outside by using a low-noise bipolar circuit. We increase the dynamic range at a gain of 4 bit in this two-range architecture. 
III. OFFSET-COMPENSATED CHARGE INTEGRATOR

A. Charge Integrator Circuit
Correlated double-sampling techniques are generally used for a highly accurate gain amplifier, sample and holds, and integrator [3] , [4] . It is important to apply this technique for reducing the op-amp offset voltage and 1 noise. We designed an applicable circuit to our charge-successive integrator with an offset-compensation method as a modification of this technique. Fig. 3 shows a schematic of the offset-compensated charge integrator circuit. As can be seen from the figure, we have used many switches in addition to an ordinary charge integrator circuit. The integrating capacitor and the discharge switch SW9 are the same as an ordinary charge integrator circuit. In addition to these switches, we use switches SW2, SW3, SW5, SW6, SW7, SW8, all set to a precharge state. Switches SW1 and SW4 are used for setting to the sampling and reading state, respectively. We use a poly-to-poly capacitance for the integrating ca- pacitor . Fig. 4 shows a timing diagram of the switch control. Their detailed timings are given in Section III-C.
The sizes of the switches are listed in Table I . We use three types of CMOS transmission gates, i.e., high-resistance switch for SW6, normal-resistance switches for SW4 and SW9, and low-resistance switches for the others. The reason for using lowresistance switches SW2 and SW3 is to reduce the time constant when SW6 is turned on. We also used the same size switches for SW5, SW7, and SW8 as for SW2 and SW3 because of the channel charge cancellation. Since SW2 and SW3 turn on when SW5, SW7, SW8 turn off, the channel charges cancel each other in the neighbor switches. We also use half-size dummy switches for SW1 and SW6 not only to cancel the channel charge but also to suppress the effect of clock feedthrough.
B. Method of Offset Compensation
The precharge state is added to compensate the op-amp offset. Fig. 5 shows a circuit diagram of the precharge state, where indicates the input-referred offset voltage of the op-amp.
In the precharge state, switches SW5, SW6, SW7, and SW8 turn on. An amplified offset voltage is determined by the ratio of and charges the integrating capacitor up to . The ratio is set to be about 12 by using the on-resistance of the CMOS transmission gate. Since we may change the reference voltage of the op-amp, the GND symbol in the figure, according to the input voltage range, this ratio should be reasonably constant independent of the input voltage. We have confirmed the error of the ratio to be less than 1.5% in a SPICE simulation, which is the same level as the fabrication error. The characteristic of the transmission gate is shown in Fig. 6 . Fig. 7 shows a circuit diagram at the sample state. Switches SW and SW connect the integrating capacitor in opposite polarity to that at the precharge state. Hence, the sampled charge becomes
where is the sampling interval. If we compensate the offset voltage , we need to satisfy (2) Since we have chosen pF, , ns, and , the input resistance is calculated to be 490 . We can thus adjust the cancellation parameters only using input resistance even in the case of changing the sampling interval. Since these parameters are also influenced by the parasitic capacitance and resistance, a readjustment of should be made. Note that a change in the input resistance , however, influences the gain of the charge integrator as (3)
C. Clock Generator Circuit for the Switches
A 4-bit ring counter generates clocks for the switches. The timing of the clocks is precisely controlled to reduce the charge leakage, which severely affects the accuracy of the offset compensation. It is, however, natural that the clock in the actual system has jitter and inaccuracy. For this reason, we have designed a tolerant clock system against the charge leakage, as shown in Fig. 8 . To reduce leakage the current, the precharge clock turns off at before the sampling clock turns on, as shown in Fig. 4 . A switching delay is needed to avoid a short circuit through SW and SW .
Since the sampling interval time is 200 ns in our system, we have designed a precharge time of 160 5 ns and a switching delay of 5 1 ns. We confirmed by a SPICE simulation that the error of the offset compensation is less than 2 mV with these values. The leakage current suddenly increases at ns, while the 1 noise gradually increases at ns. Fortunately, it is easy to control the timing of the switching delay and precharge time within 1 ns and 5 ns, respectively, using gate delay elements in the CSI chip.
IV. RESULTS
A. Charge Integration Range
We designed a wide dynamic range integrator by using the fine and coarse CSI. Fig. 9 shows the CSI output voltage as a function of the input charge. The fine range, indicated as the steeper dotted line, is switched to the coarse range at 4.5 V, indicated by the solid line. The bottom voltage of the solid line, i.e., switching voltage, is 1.26 V. We can reduce the voltage by changing the gain factor, now 16, of the outside sub-range amplifier.
The lines are the result of a SPICE simulation, while the black dots are measured data of the coarse range from the prototype CSI fabricated in the same process. Both data indicate linearity up to about 4.5 V. The CSI chip was operated at 5 V power supply and at 1 V reference voltage in this measurement. The acceptable input signal range is down to 350 mV, i.e., up to 650-mV pulse height, without any distortion at 1-V reference voltage.
B. Offset Voltage
The offset voltage of the op-amps charges the integrating capacitor, so that the CSI output voltage is gained by the factor of (3), just as the input voltage . Fig. 10 shows the offset voltage of the CSI output as a function of the op-amp offset voltage. As shown in the figure, the CSI offset is gained by about ten without any offset compensation, while its offset is reduced to less than 2 mV after compensation if we tune the input resistance . The black dots are the measured data using 20 samples of the prototype CSI, which has no compensation circuit. Note that the op-amp offset voltages of the prototype CSI are not measured, but are scaled on the simulation line. We simulated the CSI output voltage before and after layout, denoted by schematic simulation and postlayout simulation in the figure, respectively.
From this figure, we estimate that the CSI offset voltage is less than 1 mV with the compensation circuit, even if the op-amp offset is dispersed by a process variation.
We obtained the best result using the input resistance , the precharge time ns, and the switching delay ns for a postlayout simulation. If we increase the time to ns and ns, the CSI offset voltage increases to over 10 mV. If we set ns, the CSI offset slightly increases. From these results, we should set the precharge time ns and a switching delay ns.
C. Noise
The root spectral density of the CSI output noise was measured by using a fast Fourier transform analyzer. Fig. 11 shows the root-mean-squared voltage of the noise in the prototype CSI, where the broad peak indicates the 1 noise from the circuit. We ignored the sharp peak around 625 kHz because of aliasing from the 5-MHz system clock. The corner frequency of the 1 noise is about 10 kHz, and the 1 noise reaches 1.2 V/sqrt Hz at 1.5 kHz. The thermal noise is less than 0.1 V/sqrt Hz in rms.
We simulated the output noise for both the prototype CSI and the offset-compensated CSI, assuming an input-referred noise distribution as 220, 195, 120, 40, 4, and 2 nV/sqrt Hz at 1.5, 3.0, 4.6, 6.1, 10, and 100 kHz, respectively. As shown in the figure, the 1 noise of the offset-compensated CSI is reduced to less than 0.2 V all over the frequency.
The 1 noise is gradually reduced if a closer to the clock period is used. The 1 noise drops to less than 0.1 V/sqrt Hz in the best case of the simulation at ns and ns. On the contrary, if we use such a large , the offset voltage increases. From these results, we compromise on the precharge time ns and the switching delay ns.
V. CONCLUSION
We have developed a charge-successive integrator with a wide dynamic range for the Telescope Array project. To obtain the wide dynamic range, we developed not only the two-range CSI but also an offset-compensated integrator circuit (Fig. 12 ).
We measured the noise level of the prototype CSI as a reference without any offset compensation and also simulated the noise level of the offset-compensated CSI using SPICE. The maximum noise level is about 1.2 V/sqrt Hz in the frequency range below 1.5 kHz without any offset compensation and is less than 0.2 V/sqrt Hz all over the frequency range with offset compensation.
The offset voltage increases to more than 100 mV without the offset compensation, while it is less than 2 mV with offset compensation. The output range of the CSI is from 1 to 4.5 V at 1-V reference voltage. Since the two-range CSI magnifies the dynamic range by 16 times (4 bit), we expect to achieve around a 14-bit dynamic range. If we use a large gain of 700 for the outside subrange amplifier, we ideally expect a 20-bit dynamic range. This calculation completely depends on the noise level of the subrange amplifier, which is placed outside of the CSI VLSI, planning to use a bipolar low-noise op-amp.
The prototype CSI was fabricated in the chip fabrication program of the VLSI Design and Education Center, University of Tokyo, in collaboration with ROHM Corporation and Toppan Printing Corporation. The offset-compensated CSI is being fabricated in the program now.
